Filter (1)

Clear All

Filter (1)

Clear All

3 Results Found RTL Verification

Hidden Name

1-3y of Exp

Rtl design engineer India | 29 yrs. old

Hidden Name

Rtl design engineer
1-3y of Exp India 29 yrs. old
Working but looking for new opportunities
Verilog VHDL system verilog RTL Design RTL Coding RTL Verification +10 +14 +13

Hidden Name

1-3y of Exp

Electrical Engineer Qatar, Al Khor | 25 yrs. old

Hidden Name

Electrical Engineer
1-3y of Exp Qatar, Al Khor 25 yrs. old
Working but looking for new opportunities
Electrical & Site Engineering: Installation & supervision of LV systems (lighting, earthing, lightning protection, FA, access control, HVAC electrical, PAGA) RTL Verification Functional Verification Team Leadership Team Management Verilog +4 +8 +7

Hidden Name

1-3y of Exp

مهندس Egypt, Sharkia | 30 yrs. old

Hidden Name

مهندس
1-3y of Exp Egypt, Sharkia 30 yrs. old
Unemployed. Looking for a job
Electronics Verilog FPGA Digital IC Design RTL Verification Perl +2 +6 +5